

FIG. 1




FIG. 2




FIG. 3A

375




FIG. 3B

385




FIG. 3C

395




FIG. 3D

TABLE 400

XAUI Protocol		
Received From Out of Bus	Communicated Within Bus	Transmitted to Out of Bus
40 data bits 4 link bits 4 lock bits 4 clock bits 4 fast clock bits 1 CLOCK MODE SELECT bit	40 data bits 4 link bits 4 lock bits 4 clock bits 4 fast clock bits 1 CLOCK MODE SELECT bit	80 data bits   4 clock bits


  

CDL Protocol		
Received From Out of Bus	Communicated Within Bus	Transmitted to Out of Bus
40 data bits 4 link bits 4 lock bits 4 clock bits 4 fast clock bits 1 CLOCK MODE SELECT bit	40 data bits 4 link bits 4 lock bits 4 clock bits 4 fast clock bits 1 CLOCK MODE SELECT bit	80 data bits 4 link bits 4 lock bits 4 clock bits

XGMII Protocol		
Received From Out of Bus	Communicated Within Bus	Transmitted to Out of Bus
40 data bits 4 lock bits 4 clock bits 3 MODE SELECT bits 1 DIFFERENTIAL CLOCK MODE SELECT bit	80 data bits 4 lock bits 4 clock bits   1 CLOCK MODE SELECT bit	40 data bits  4 clock bits   4 output enable bits

FIG.4






FIG. 6



E<sub>1.1</sub> 506




FIG. 7

E<sub>1.4</sub> 516




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG.12




FIG. 13A

$N_9$	$N_{10}$	$N_{11}$	Output
0	0	0	$N_1$
0	0	1	$N_2$
0	1	0	$N_3$
0	1	1	$N_4$
1	0	0	$N_5$
1	0	1	$N_6$
1	1	0	$N_7$
1	1	1	$N_8$

FIG. 13B




FIG. 14




FIG. 15A




FIG. 15B



# TRANSMITTER REGISTER MULTIPLEXER 1012




FIG.16





FIG. 17






FIG.19




FIG. 20




FIG. 21A





FIG. 21B



2300

2302 Receive the Signal at a First Cross Link Multiplexer  
of the Cross Link Multiplexer Bus



2304 Convey the Signal From the First Cross Link Multiplexer  
in the First Direction Toward a Second Cross Link Multiplexer  
of the Cross Link Multiplexer Bus



2306 Convey the Signal From the First Cross Link Multiplexer  
in a Second Direction Toward  
the Second Cross Link Multiplexer



2308 Receive the Signal From the First Cross Link Multiplexer  
in the First Direction at a Third Cross Link Multiplexer  
of the Cross Link Multiplexer Bus



2310 Convey the Signal From the Third Cross Link Multiplexer  
in the First Direction Toward  
the Second Cross Link Multiplexer



2312 Receive the Signal at the Second Cross Link Multiplexer  
From a Third Cross Link Multiplexer  
of the Cross Link Multiplexer Bus



2314 Transmit the Signal From the Second Cross Link Multiplexer

FIG.23






FIG.24




FIG.25

2600

2602

During a First Cycle of a Clock,  
Convey a First Character  
From an Input of a First Interconnect  
to an Output of the First Interconnect

2604

During the First Cycle of the Clock,  
Convey the First Character  
From an Input of a Second Interconnect  
to a Delay Flip-Flop

2606

During a Second Cycle of the Clock,  
Convey the Second Character  
From the Input of the First Interconnect  
to the Output of the First Interconnect

2608

During the Second Cycle of the Clock,  
Convey the First Character  
From the Delay Flip-Flop  
to an Output of the Second Interconnect

FIG.26

2700

2702 Determine a First Time for the First Bit to Be Conveyed  
Via a First Interconnect  
From a First Cross Link Multiplexer  
to a Second Cross Link Multiplexer  
When a First Series of Delay Buffers Is Bypassed



2704 Determine a Second Time for the Second Bit to Be  
Conveyed Via a Second Interconnect  
From the First Cross Link Multiplexer  
to the Second Cross Link Multiplexer  
When a Second Series of Delay Buffers Is Bypassed



2706 Determine a Desired Delay Time for the First Bit  
So That the First Bit Is Synchronized With the Second Bit



2708 Align the First Series of Delay Buffers  
to Increase the First Time by the Desired Delay Time  
So That the First Bit Is Synchronized With the Second Bit

FIG.27




FIG.28




FIG.29